View STM6520AQRRDG9F_2066091.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

june 2010 doc id15953 rev 5 1/23 1 stm6520 dual push-button smart reset ? with push-button controlled output delay features dual smart reset? push-button inputs, with user-selectable extended reset setup delay (by two-state input logic): t src = 6, 10 s (min.) push-button controlled reset pulse duration (no fixed nor minimum pulse width guaranteed) no power-on reset dual reset outputs ?rst1 - active-low, open-drain ? rst2 - active-high, push-pull fixed smart reset? input logic voltage levels broad operating voltage range 1.65 v to 5.5 v, inactive reset output levels valid down to 1.0 v low supply current 1.5 a operating temperature: ?30 c to +85 c tdfn8 package: 2 mm x 2 mm x 0.75 mm rohs compliant applications mobile phones, smartphones e-books mp3 players games portable navigation devices any application that requires delayed reset push-button(s) response for improved system stability tdfn8 (dg) 2 mm x 2 mm www.st.com
contents stm6520 2/23 doc id 15953 rev 5 contents 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3 pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3.1 power supply (v cc ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3.2 ground (v ss ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3.3 smart reset? inputs (sr0 , sr1 ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3.4 user-selectable smart reset? delay (dsr) . . . . . . . . . . . . . . . . . . . . . . . 7 3.5 reset outputs (rst1 , rst2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 4 typical application diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 5 typical operating characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 6 maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 7 dc and ac parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 8 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 9 package footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 10 tape and reel information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 11 ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 12 package marking information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 13 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
stm6520 list of tables doc id 15953 rev 5 3/23 list of tables table 1. signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 table 2. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 3. operating and measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 4. dc and ac characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 5. tdfn ? 8-lead 2 x 2 x 0.75 mm, 0.5 mm package mechanical data . . . . . . . . . . . . . . . . . 15 table 6. parameter for landing pattern - tdfn ? 8-lead 2 x 2 mm package . . . . . . . . . . . . . . . . . . 16 table 7. carrier tape dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 table 8. reel dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 table 9. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 10. package marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 table 11. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
list of figures stm6520 4/23 doc id 15953 rev 5 list of figures figure 1. logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 figure 2. pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 figure 3. block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 4. rst1 output used for microcontroller reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 5. rst2 used for interrupting system power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 6. timing waveforms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 7. undervoltage condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 8. supply current (i cc ) vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 figure 9. smart reset? delay (t src ) vs. temperature, dsr = v ss . . . . . . . . . . . . . . . . . . . . . . . . . 10 figure 10. ac testing input/output waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 11. tdfn - 8-lead, 2 x 2 mm package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 12. landing pattern - tdfn ? 8-lead 2 x 2 mm without thermal pad . . . . . . . . . . . . . . . . . . . . 16 figure 13. carrier tape . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 14. reel dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 15. tape trailer/leader. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 16. pin 1 orientation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 17. package marking area, top view. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
stm6520 description doc id 15953 rev 5 5/23 1 description the smart reset? devices provide a useful feature that ensures inadvertent short reset push-button closures do not cause system resets. this is done by implementing extended smart reset? input delay time (t src ) and combined push-button inputs, which together ensures a safe reset and eliminates the need for a specific dedicated reset button. this reset configuration provides versatility and allows the application to discriminate between a software generated interrupt and a hard system reset. when the input push- buttons are connected to microcontroller interrupt inputs, and are closed for a short time, the processor can only be interrupted. if the system still does not respond properly, continuing to keep the push-buttons closed for the extended setup time t src causes a hard reset of the processor through the reset outputs. the stm6520 has two combined delayed smart reset? inputs (sr0 , sr1 ) with two user- selectable delayed smart reset? setup time (t src ) options of 7.5 s and 12.5 s typ., selected by a dual-state smart reset? dsr input pin. when dsr is connected to ground, t src = 7.5 s, when connected to v cc , t src = 12.5 s (typ.). there are two reset outputs, both going active simultaneously after both of the smart reset? inputs were held active for the selected t src delay time. the outputs remain asserted until either or both inputs go to inactive logic level (for this device the output reset pulse duration is fully push-button controlled, meaning neither fixed nor minimum reset pulse width, nor power-on reset pulse is implemented). the first reset output, rst1 , is active-low, open-drain; the second reset output, rst2, is active-high, push-pull. the device fully operates over a broad v cc range 1.65 to 5.5 v. below 1.575 v typ. the inputs are ignored and outputs are deasserted; the deasserted reset output levels are then valid down to 1.0 v. figure 1. logic diagram figure 2. pin connections am00434 v cc rst1 rst2 v ss stm6520 sr1 sr0 dsr am00435 rst1 nc dsr 1 2 3 stm6520 4 8 7 6 5 rst2 v ss v cc sr1 sr0
device overview stm6520 6/23 doc id 15953 rev 5 2 device overview table 1. signal names symbol input/output description rst1 output first reset output, active-low, open-drain. rst2 output second reset output, active-high, push-pull. sr0 input primary push-button smart reset? input. active-low. sr1 input secondary push-button smart reset? input. active-low. dsr input a dual-state smart reset? input delay selection pin. when connected to ground, t src = 7.5 s; when connected to v cc , t src = 12.5 s (typ.). dsr is a dc-type input, intended to be either permanently grounded or permanently connected to v cc . v cc supply voltage positive supply voltage for the device. a 0.1 f decoupling ceramic capacitor is recommended to be connected between v cc and v ss pins. v ss supply ground ground nc no connect (not bonded; should be connected to v ss ).
stm6520 pin descriptions doc id 15953 rev 5 7/23 3 pin descriptions 3.1 power supply (v cc ) this pin is used to provide power to the smart reset ? device. a 0.1 f ceramic decoupling capacitor is recommended to be connected between the v cc and v ss pins, as close to the stm6520 device as possible. 3.2 ground (v ss ) this is the ground pin for the device. 3.3 smart reset? inputs (sr0 , sr1 ) push-button smart reset? inputs, active-low. both inputs need to be asserted simultaneously for at least t src to activate the reset outputs. 3.4 user-selectable smart reset? delay (dsr) an input that allows the user to program the setup time (t src ) for which both the push- buttons need to be pressed to activate the reset outputs. controlled by different voltage levels on the dsr pin: when connected to ground, t src = 7.5 s, when connected to v cc , t src = 12.5 s (typ.). dsr is a dc-type input, intended to be either permanently grounded or permanently connected to v cc . 3.5 reset outputs (rst1 , rst2) rst1 is active-low, open-drain, rst2 active-high, push-pull. neither fixed nor minimum output reset pulse duration, nor power-on reset is implemented. releasing any of the push- buttons while reset outputs are active, causes both outputs to deassert. figure 3. block diagram t src selector two-state logic dsr rst2 rst1 oscillator output logic sr0 sr1 t src am00436v2 smart reset tm reset logic
typical application diagram stm6520 8/23 doc id 15953 rev 5 4 typical application diagram figure 4. rst1 output used for microcontroller reset 1. dsr pin (pin 5) must be tied to v cc or v ss . 2. when only one smart reset? input is used, connect the unused one permanently to v ss . figure 5. rst2 used for interrupting system power 1. dsr pin (pin 5) must be tied to v cc or v ss . 2. when only one smart reset? input is used, connect the unused one permanently to v ss . am00440c v bat c1 0.1 f powerkey stm6520 dsr (1) rst2 sr0 (2) sr1 rst1 sys_reset reset power_on system asic mcu am00439c v bat c1 0.1 f powerkey stm6520 dsr (1) rst2 sr0 (2) sr1 rst1 regulator en system power output v sys v sys sys_reset power_on system asic mcu
stm6520 typical application diagram doc id 15953 rev 5 9/23 figure 6. timing waveforms figure 7. undervoltage condition note: if undervoltage occurs (v cc drops below 1.575 v typ.) while reset outputs are active, both outputs are released and go inactive. am00437 v bat sr0 sr1 rst1 rst2 1.0 v 1.0 v 1.65 v start timer end timer glitch immunity t src push-button controlled output 1.65 v n seconds 5 v 0 v 5 v 0 v 5 v 0 v 5 v 0 v 5 v 0 v
typical operating characteristics stm6520 10/23 doc id 15953 rev 5 5 typical operating characteristics figure 8. supply current (i cc ) vs. temperature figure 9. smart reset? delay (t src ) vs. temperature, dsr = v ss 0 0.5 1 1.5 2 2.5 3 ?40 ?20 0 20 40 60 80 100 120 140 temperature [?c] i cc [a] 5.5 v 3.3 v 2 v am00624 am00625 6 6.5 7 7.5 8 8.5 9 ?40 ?20 0 20 40 60 80 100 120 140 temperature [?c] t src [s] 5.5 v 3.3 v 2 v
stm6520 maximum rating doc id 15953 rev 5 11/23 6 maximum rating stressing the device above the rating listed in the ?absolute maximum ratings? table may cause permanent damage to the device. these are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. refer also to the stmicroelectronics sure program and other relevant quality documents. table 2. absolute maximum ratings symbol parameter value unit t stg storage temperature (v cc off) ?55 to +150 c t sld (1) 1. reflow at peak temperature of 260 c. the time above 255 c must not exceed 30 seconds. lead solder temperature for 10 seconds 260 c ja thermal resistance (junction to ambient) tdfn8 149.0 c/w v io input or output voltage ?0.3 to 5.5 (2) 2. for rst2 ?0.3 to v cc +0.3 v only. v v cc supply voltage ?0.3 to 7 v esd v hbm electrostatic discharge protection, human body model, all pins (jesd22-a114-b level 2) 2kv v rcdm electrostatic discharge protection, charged device model, all pins 1kv v mm electrostatic discharge protection, machine model, all pins (jesd22-a115-a level a) 200 v latch-up (v cc pin, reset input pins) eia/jesd78
dc and ac parameters stm6520 12/23 doc id 15953 rev 5 7 dc and ac parameters this section summarizes the operating measurement conditions, and the dc and ac characteristics of the device. the parameters in the dc and ac characteristics table that follow, are derived from tests performed under the measurement conditions summarized in table 3: operating and measurement conditions . designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters. figure 10. ac testing input/output waveforms table 3. operating and measurement conditions parameter value unit v cc supply voltage 1.65 to 5.5 v ambient operating temperature (t a ) ?30 to +85 c input rise and fall times 5ns input pulse voltages 0.2 to 0.8 v cc v input and output timing ref. voltages 0.3 to 0.7 v cc v 0.8 v cc 0.2 v cc 0.7 v cc 0.3 v cc am00478
stm6520 dc and ac parameters doc id 15953 rev 5 13/23 table 4. dc and ac characteristics symbol parameter test conditions (1) min. typ. (2) max. units v cc supply voltage range operating voltage (3) 1.65 5.5 v i cc supply current v cc = 3.0 v 1.5 2.5 a v cc = 5.0 v 2 3 a v ol reset output voltage low v cc 4.5 v, sinking 3.2 ma 0.3 v v cc 3.3 v, sinking 2.5 ma 0.3 v v cc 1.65 v, sinking 1 ma 0.3 v v oh reset output voltage high, rst2 v cc 4.5 v, i source = 0.8 ma 0.8 v cc v v cc 2.7 v, i source = 0.5 ma 0.8 v cc v v cc 1.65 v, i source = 0.25 ma 0.8 v cc v i lo output leakage current, rst1 open-drain, v rst1 = 5.5 v ?0.1 0.1 a smart reset ? t src smart reset? delay dsr = v ss 67.59s dsr = v cc 10 12.5 15 s v il sr0 , sr1 input voltage low v ss ? 0.3 0.3 v v ih sr0 , sr1 input voltage high 0.85 5.5 v i li input leakage current (sr0 , sr1 , dsr pins) ?1 1 a input glitch immunity (4) corresponds to the actual t src t src s 1. valid for ambient operating temperature: t a = ?30 to +85 c; v cc = 1.65 to 5.5 v (except where noted). 2. typical value is at 25 c and v cc = 3.3 v unless otherwise noted. 3. reset outputs are deasserted below 1.575 v typ. and remain deasserted down to v cc = 1 v. 4. input glitch immunity is equal to t src (when both sr inputs are low), otherwise infinite.
package mechanical data stm6520 14/23 doc id 15953 rev 5 8 package mechanical data in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com. ecopack ? is an st trademark. figure 11. tdfn - 8-lead, 2 x 2 mm package outline e l bottom view 8 5 pin#1 id 1 pin 1 index area 4 b e 0.10 c a a1 plane seat ing top view 2x 2x d pin 1 index area 0.10 c 0.10 c 0.08 c 0.10 c a b b a c side view 8070540_a
stm6520 package mechanical data doc id 15953 rev 5 15/23 table 5. tdfn ? 8-lead 2 x 2 x 0.75 mm, 0.5 mm package mechanical data symbol dimension (mm) dimension (inches) min. nom. max. min. nom. max. a 0.70 0.75 0.80 0.028 0.030 0.031 a1 0.00 0.02 0.05 0.000 0.001 0.002 b 0.15 0.20 0.25 0.006 0.008 0.010 d bsc 1.9 2.00 2.1 0.075 0.079 0.083 e bsc 1.9 2.00 2.1 0.075 0.079 0.083 e 0.50 0.020 l 0.45 0.55 0.65 0.018 0.022 0.026
package footprint stm6520 16/23 doc id 15953 rev 5 9 package footprint figure 12. landing pattern - tdfn ? 8-lead 2 x 2 mm without thermal pad table 6. parameter for landing pattern - tdfn ? 8-lead 2 x 2 mm package parameter description dimension (mm) min. nom. max. l contact length 1.05 ? 1.15 b contact width 0.25 ? 0.30 e max. land pattern y-direction ? 2.85 ? e1 contact gap spacing ? 0.65 ? d max. land pattern x-direction ? 1.75 ? p contact pitch ? 0.5 ? am00441 d p e1 e l b
stm6520 tape and reel information doc id 15953 rev 5 17/23 10 tape and reel information figure 13. carrier tape t k 0 p 1 a 0 b 0 p 2 p 0 center lines of cavity w e f d top cover tape user direction of feed am03073v2 table 7. carrier tape dimensions package w d e p 0 p 2 fa 0 b 0 k 0 p 1 tunit bulk qty. tdfn8 8.00 +0.30 ?0.10 1.50 +0.10/ ?0.00 1.75 0.10 4.00 0.10 2.00 0.10 3.50 0.05 2.30 0.05 2.30 0.05 1.00 0.05 4.00 0.10 0.250 0.05 mm 3000
tape and reel information stm6520 18/23 doc id 15953 rev 5 figure 14. reel dimensions table 8. reel dimensions tape sizes a max. b min. c d min. n min. g t max. 8 mm 180 (7 inches) 1.50 13.0 +/? 0.20 20.20 60 8.4 +2/?0 14.40 a d b c n t am00443 40 mm min. acces hole at slot location tape slot in core for tape start 25 mm min width full radius g measured at hub
stm6520 tape and reel information doc id 15953 rev 5 19/23 figure 15. tape trailer/leader figure 16. pin 1 orientation note: 1 drawings are not to scale. 2 all dimensions are in mm, unless otherwise noted. leade r trailer 10 0 mm min. start 160 mm min. 400 mm min. end am00444 to p cover tape user direction of feed sealed with cover tape no components no components components am00442 user direction of feed
ordering information stm6520 20/23 doc id 15953 rev 5 11 ordering information for other options, voltage threshold values etc. or for more information on any aspect of this device, please contact the st sales office nearest you. table 9. ordering information scheme example: stm6520 a q r r dg 9 f device type stm6520 reset (v cc monitoring threshold) voltage v rst a = no v cc monitoring feature smart reset? setup delay (t src ) q = 7.5 or 12.5 s typ., user-selected (two-state); input comparator on sr0 , sr1 , no input pull-ups outputs type r = rst1 active-low, open-drain, no pull-up; rst2 active-high, push-pull reset pulse timeout period (t rec ) r = push-button controlled (no defined t rec , no power-on reset) package dg = tdfn8 2 x 2 x 0.75 mm, 0.5 mm pitch temperature range 9 = ?30 c to +85 c shipping method f = ecopack ? package, tape and reel
stm6520 package marking information doc id 15953 rev 5 21/23 12 package marking information table 10. package marking figure 17. package marking area, top view part number package topmark STM6520AQRRDG9F tdfn8 2 x 2 x 0.75 mm, 0.5 mm pitch drm STM6520AQRRDG9F tdfn8 2 x 2 x 0.75 mm, 0.5 mm pitch erm am00479 a bc d e topmark a = dot (pin 1 reference) b = assembly plant (p) c = assembly year (y, 0-9): 9 = 2009 etc. d = assembly work week (ww, 01 to 52): 20 = ww20 etc. e = marking area (topmark)
revision history stm6520 22/23 doc id 15953 rev 5 13 revision history table 11. document revision history date revision changes 08-jul-2009 1 initial release. 20-oct-2009 2 document reformatted, updated section 1: description , ta ble 1 , figure 4 , figure 5 , tab le 4 , renamed section 2: device overview , added section 5: typical operating characteristics , updated supply voltage range in ta b l e 4 . 20-jan-2010 3 updated section 1: description , ta b l e 1 . 06-may-2010 4 updated title, features , applications , ta b l e 5 . 31-may-2010 5 replaced ?smart reset? by ?smart reset??, updated applications , section 1 , section 3.1 , section 3.5 , figure 4 , figure 5 , ta b l e 2 , ta b l e 4 , ta b l e 6 and ta ble 1 0 .
stm6520 doc id 15953 rev 5 23/23 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at an y time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in military, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2010 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of STM6520AQRRDG9F

	To Download STM6520AQRRDG9F Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .